logo 大學堂


集成電路 共34課時 9小時41分41秒

A modern VLSI chip is a remarkably complex beast:? billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called “intellectual property” or IP blocks).? How do people manage to design these complicated chips?? Answer:? a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design.? Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.

Recommended Background:

Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms).? An understanding of basic digital design:? Boolean algebra, Kmaps, gates and flip flops, finite state machine design.? Linear algebra and calculus at the level of a junior or senior in engineering.? Elementary knowledge of RC linear circuits (at the level of an introductory physics class).



About Us 關于我們 客戶服務 聯系方式 器件索引 網站地圖 最新更新 手機版 版權聲明

站點相關: 汽車電子 智能硬件

北京市海淀區知春路23號集成電路設計園量子銀座1305 電話:(010)82350740 郵編:100191

電子工程世界版權所有 京B2-20211791 京ICP備10001474號-1 電信業務審批[2006]字第258號函 京公網安備 11010802033920號 Copyright ? 2005-2021 EEWORLD.com.cn, Inc. All rights reserved